

MBI5153 Application Note

Forward

MBI5153 features an embedded 16K-bit SRAM, which can support up to 1:32 time-multiplexing application. Users only need to send the whole frame data once and store in the embedded SRAM of LED driver, instead of sending every time when the scan line is changed; therefore it can easily achieve high grayscale with slow DCLK frequency. This article provides the application information of MBI5153, such as the input method of image data and the setting of gray scale data. The detail operations are described in the following sections.

Time-multiplexing Application Design

Figure 1 shows the 3pcs cascaded MBI5153 in 1:32 time multiplexing application.



Figure 1. 3pcs cascaded MBI5153 in 1:32 time multiplexing application

Section 1: The Setting of Configuration Register

The setting of configuration data is described as below.

- 1. The "Pre-Active" command, LE arrested 14-DCLK rising edges, must be announced before "write configuration" command.
- 2. The data sequence of cascaded IC is $ICn \rightarrow ICn 1 \rightarrow ... \rightarrow IC2 \rightarrow IC1$
- 3. The sequence of gray scale data is bit15 \rightarrow bit14 \rightarrow ... \rightarrow bit1 \rightarrow bit0 \circ
- 4. If there are N pcs of MBI5153 in cascaded, then the data length of each "data latch" will be 16 x N bits.
- 5. When LE is asserted 4-DCLK rising edges, serial data are written to the configuration register 1. When LE is asserted 8-DCLK rising edge, serial data are written to the configuration register 2.
- 6. The control signals shouldn't come out until the power of driver board is stable.
- 7. To ensure the command is valid, the LE false trigger should be avoided in the interval between pre-active and write configuration.



MBI5153 Application Note V1.02- EN

For lower ghost elimination, the configure registers, which are shown in table 1 and 2, are recommended.

Table 1. The recommended configuration register 1 for lower ghost elimination

Use R/G/B-LED as IC load.

1 1 0 1 1 1 1 1 0 0 1 0 1 0 1 1	F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
	1	1	0	1	1	1	1	1	0	0	1	0	1	0	1	1



Figure 2. Example of Configuration register 1 setting for 3pcs cascaded MBI5153

Table 2. The recommended configuration register 2 for lower ghost elimination

Use R-LED as IC load



Figure 3. Example of Configuration register 2 setting for 3pcs cascaded MBI5153



Section 2: The Setting of Gray Scale

The setting of gray scale data describes as below

- 1. The sequence of input data starts from scan line $0 \rightarrow$ scan line $1 \rightarrow \dots \rightarrow$ scan line M-1.
- 2. The data sequence of cascaded IC is $ICn \rightarrow ICn 1 \rightarrow \dots \rightarrow IC2 \rightarrow IC1$.
- 3. The data sequence of each channel is $ch15 \rightarrow ch14 \rightarrow \dots \rightarrow ch0$.
- 4. The data length of each channel is 16-bits, and the default PWM mode is 14-bits. The sequence of gray scale is bit15→bit14→...→bit2→0→0 as figure 4 shows. The 13-bits gray scale can be set through Bit[7]=1 in configuration register 1, and the sequence of gray scale data is bit13→bit12→...→ bit0→ 0→ 0, the last 3-bits (LSB) are set to "0".
- 5. The frequency of GCLK must be higher than 20% of DCLK to get the correct gray scale data.
- 6. LE executes the data latch to send gray scale data into SRAM. Each 16xN bits data needs a "data latch command", where N means the number of cascaded driver.
- 7. After the last data latch, it needs at least 50 GCLKs to read the gray scale data into internal display buffer before the Vsync command comes.
- 8. GCLK must keep at low level more than 300ns before MBI5153 receives the Vsync signal.
- 9. Display is updated immediately when MBI5153 receives the Vsync signal.
- 10. The period of dead time (ie. The 513th GCLK) must be larger than 1500ns.



Figure 4. The timing diagram of 14-bit gray scale data





Figure 5. The timing diagram of 13-bit gray scale data

Section 3: Read configuration Register

The setting of read configuration register describes as below.

- 1. The command to read the configuration register 1 is LE arrested 5-DCLK rising edges, and LE arrested 9-DCLK rising edges is to read the configuration register 2.
- 2. Configuration register data will be outputted from SDO, and each bit comes out with DCLK.
- 3. It needs16 x N of DCLK to send configuration register data, where N means the number of cascaded driver.
- 4. The read out sequence of cascaded IC is $ICn \rightarrow ICn-1 \rightarrow \dots \rightarrow IC2 \rightarrow IC1$.
- 5. The bit read out sequence is $bit15 \rightarrow bit14 \rightarrow \dots \rightarrow bit1 \rightarrow bit0$.
- 6. In the duration of read configuration, the SDI signal can be ignored.
- 7. Read out the configuration register data in non-display state is recommended.

Figure 6 shows the example of reading configuration register 1 in 3pcs cascaded MBI5153.



Figure 6. Example of reading configuration register 1 in 3pcs cascaded MBI5153





Figure 7 shows the example of reading configuration register 2 in 3pcs cascaded MBI5153.

Figure 7. Example of reading configuration register 2 in 3pcs cascaded MBI5153

Section 4: Send Data and Display Image

MBI5153 embeds 16K-bit SRAM and divides it into two banks, SRAM A and SRAM B to reading and writing data frame. SRAM B is used to play the current frame data, and SRAM A receives the gray scale data of next frame. After receive the Vsync command, the assignments of these two SRAM will be exchanged, as figure 8 shows.



Figure 8. The data transmission structure of MBI5153



Section 5: Visual Refresh Rate and GCLK Multiplier Technology

Visual Refresh Rate

With S-PWM technology, the 14-bits PWM cycle of MBI5153 is divided into 32 sections, and each section has 512 GCLKs. The 13-bits PWM cycle of MBI5153 is divided into 16 sections, and each section has 512 GCLKs. The formulas of visual refresh rate are

$$F_{visual} = \frac{1}{[512x(T_{GCLK}) + t_{Dead}] \times N}$$
(1)

where

 F_{visual} : Visual Refresh Rate. T_{GCLK} : Gray Scale Clock Period (ie. 1/ F_{GCLK}) t_{Dead} : Dead Time. N: Number of Scan Lines.

For example, for 14-bits S-PWM mode, the 1:32 time-multiplexing application with 15MHz GCLK frequency and the dead time is 10-GCLKs, the visual refresh rate could be calculated as below

$$F_{visual} = \frac{1}{[(512 \times (1/15 \text{MHz}) + 10 \times (1/15 \text{MHz})] \times 32]} = 907(\text{Hz})$$

Since the frame data can be stored in the embedded SRAM of MBI5153, the updated data only need to complete transmission before next frame. The GCLK frequency needn't to follow the frame rate. If MBI5153's GCLK is 15MHz, the dead time is 10-GCLKs, table 3 shows the limitation in each case.

Table 3. The limitation in different	ent cases when GCLK=15MHz
--------------------------------------	---------------------------

	Pit numbers of arou			Cycle number of		
Case		Scan line	Frame rate (Hz)	GCLK counter in a		
	scale control (bit)			period T _{DATA}		
1	14	32	60	15		
2	14	16	60	30		
3	14	8	60	60		

If the driver with 14-bits gray scale data, it needs 32 cycles to complete a frame data. That means both case 1 and 2 don't have enough time to complete a frame data transmission. Only case 3 can achieve this mission.



Double Refresh Rate

The 14-bits S-PWM cycle of MBI5153 is divided into 64 sections, and each section has 256 GCLKs. The 13-bits PWM cycle of MBI5153 is divided into 32 sections, and each section has 256 GCLKs. If double refresh function is enabled, the number of GCLK counter will be double, and then reduce the S-PWM cycle time by half. The display will be dimmed due to the double dead time.

GCLK Multiplier Technology

If GCLK multiplier is enabled, GCLK will be dual edge triggered, that means the cycle time can be reduced by half. If GCLK multiplier is enabled, the 14-bits S-PWM cycle of MBI5153 is divided into 32 sections, and each section has 256 GCLKs. The 13-bits PWM cycle of MBI5153 is divided into 16 sections, and each section has 256 GCLKs. Table 4 shows the results of GCLK multiplier enabled.

Case	Bit numbers of gray scale control (bit)	Scan line	Frame rate (Hz)	Cycle number of GCLK counter in a period T _{DATA}
1	14	32	60	29
2	14	16	60	59
3	14	8	60	118

Table 4. The limitation in different cases when GCLK=15MHz (GCLK multiplier enabled)

As MBI5153 GCLK multiplier is enabled, case 2 and 3 can complete a frame transmission in 14-bits PWM mode and complete PWM cycle of 32 sections.



In figure 9, take the 14-bit gray scale data for example, the bits 15~7 are used to define the refresh rate (the SDI must larger than 128). The minimum output pulse width (= $1/F_{GCLK}$) is the reciprocal of GCLK frequency.



Figure 9. The diagram of SDI data and pulse width

Section 6: The Maximum Cascaded Number of MBI5153

The frame data must be updated in a picture period. Therefore, the maximum cascaded number of MBI5153 is decided by DCLK frequency and scan lines, and it can be calculated from the following equation

 $N = F_{DCLK} / (the amount of data bit x scan line x frame rate)$ (2)

Take the case 1 in table 5 for example, if the frame rate is 60 times/s, DCLK frequency is 15MHz, 1:32 time-multiplexing application, then from (3), the maximum cascaded number of MBI5153 is

 $N = (15x10^{6}) / [(16 \times 16) \times 32 \times 60] = 30$

Case	Bit numbers of gray scale control (bit)	Frame rate (Hz)	Scan line	The maximum cascaded number
1	14	60	32	30
2	14	60	16	61
3	14	60	8	122

Table 5. The maximum cascaded number of MBI5153 at DCLK=15MHz



Section 7: Current Gain Adjustment

MBI5153 current gain can be adjusted from 12.5% (default) to 200%. No matter the output current is set by Rext or current gain, the adjusted current must keep in the constant current range of MBI5153. For example, after current gain adjustment, the output current must in the range of 0.5mA~20mA when V_{DD} =5.0V or 0.5mA~10mA when V_{DD} =3.3V. Otherwise, the over designed output current can't be guaranteed.

The Bit 5 to Bit 0 in configuration register 1 is used to set the current gain, and the defaulted gain code is 6'b101011. The Bit 5 is HC bit, HC=0 means in low current region, and HC=1 is high current region.

	F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Define	-	-	-	-	-	-					HC	DA4	DA3	DA2	DA1	DA0
Default	0	0	0	0	0	0	1	1	0	0	1	0	1	0	1	1

Table 6. The setting of current gain

6 bits current gain setting —

The R_{ext} can be calculated by following equation

```
R_{ext} = (V_{R-EXT} / I_{OUT}) \times 24 .....(3)
```

where V_{R-EXT} = 0.61Volt ×G, and G means the current gain.

The relationship of current gain (G) and gain data (D) is

HC=1, D=(65xG-33)/3	(4)
HC=0, D=(256xG-32)/3	(5)

Example 1

If I_{OUT} =10mA and G=1, then the gain code is

Step 1: From (4), the $R_{ext} = [(0.61 \times 1) / 10mA] \times 24 = 1464\Omega$. From figure 10, G=1 in the high gain region, that means the HC=1. Thus, substitute above information into (5), the D=(65xG-33)/3=10.67 = 11.

Step 2: Convert D into binary, D=01011, therefore DA[4:0]= 01011.

The 6 bits (bit 5~bit 0) of the configuration register are 6'b101011.

Example 2

If R_{ext} is 1464Ω, the adjusted output current is from 10mA to 18mA, then

Step 1: G= 18mA /10mA =1.8 (HC=1).

Step 2: From (5), D= (65x1.8-33)/3=28.

Step 3: Convert D into binary, D=11100, therefore DA[4:0]= 5'b11100.

Step 4: The adjusted gain code is 6'b111100.

Example 3

If R_{ext} is 1464Ω, the adjusted output current is from 10mA to 3mA, then

Step 1: G= 3mA /10mA =0.3 (HC=0).

Step 2: From (6), D= (256x0.3-32)/3=14.9 = 15.



Step 3: Convert D into binary, D=01111, therefore DA[4:0]= 5'b01111.

Step 4: The adjusted gain code is 6'b001111.

Figure 10 shows the relationship of current gain and gain code. The defaulted gain code of MBI5153 is 6'b101011, is corresponding to 1.015 current gain.



Figure 10. The relationship of current gain and gain code

Figure 11 is the relationship of output current and gain data under V_{DD} =5.0V and R_{ext} =1400 Ω . The defaulted current gain, G =1, is corresponding to 10mA.



Figure 11. The relationship of output current and gain code at 5.0V, Rext=1400 Ω .



Section 8: The Notice of LED Open-Circuit Error Detection

As figure 12 shows, MBI5153 executes the compulsory open-circuit detection while the LE high pulse is sampled by 7-DCLK rising edges. In the duration of compulsory open circuit detection, all the output channels will be turned off. When LE high pulse pin is sampled by 1-DCLK rising edge, the result of open circuit detection will be shifted out from the SDO pin and the sequence is from /OUT15 \rightarrow /OUT14 \rightarrow ... to /OUT0.



Figure 12. The timing diagram of compulsory open-circuit detection

In the duration of compulsory open-circuit detection, the SDI data can be ignored. In addition, the following notices must be taken

- 1. During the detection, the frame cannot display normal until LE arrested 1-DCLK rising edge. The duration should be keep longer than 100us, as figure 12 shows.
- 2. When output turns on, please make sure the output voltage (V_{DS}) is higher than 0.5V.
- 3. In the duration of compulsory open circuit detection, the scan line can't switch.
- 4. MBI5153 doesn't support LED short circuit detection.

Table 7. Error code

Status	Detected Result
Open	0
Normal	1



Section 9: Ghost Elimination in the Time-Multiplexing LED Displays

There are two types of ghosting problems in time-multiplexing application

1. The phenomenon of unexpected LED in last scan line slightly turns on called "upper ghost problem". Please refer the follow method to prevent it.

Figure 13 is an example of time-multiplexing application with n-scan lines. To avoid the upper ghost problem, the discharged circuit between the V_{LED} and GND of each scan line is recommended. Typically, the discharged circuit is a resistor cascaded with a zener diode. The resistance is about 390 Ω ~1k Ω , and the zener diode is about 3.0~3.3V, it can be adjusted based on the actual condition.



Figure 13. Circuit diagram of upper ghost elimination

2. The phenomenon of unexpected LED in next scan line slightly turns on called "lower ghost problem".

The bit[F] of configuration register1 is used to enable the lower ghost elimination, and figure 14 shows the timing diagram. In the dead time, the duration between the falling edge of 513th GCLK and scan line switched determines the running time of lower ghost elimination.



Figure 14. Timing diagram of lower ghost elimination



Figure 15 shows the display example with diagonal line pattern, the ghost problem is apparent, and figure 16 shows the improvement which has enabled the lower ghost elimination.



Figure 15. Display board with ghost problem



Figure 16. The display board with ghost elimination function

Section 10: Eliminate Image Couple Problem

Due to the loading effect, the image with low gray scale will be affected by the high gray scale image. Figure 17 shows the example of image coupling by the high gray scale image.



Figure 17. The example of image coupling

To improve the problem of image coupling, reduce the resistance of discharge circuit in figure 13 is helpful, but the problem can't be fully solved. The discharge circuit shown in figure 18 can fully solve this problem. A zener diode cascaded with the N-MOSFET, and then parallels a ceramic capacitor between the zener diode. The recommended ceramic capacitor is 0.1uF/6.3V/X7R, however user can adjust the capacitance according to the actual application condition.



MBI5153 Application Note V1.02- EN



Figure 18. Circuit diagram of image couple problem eliminating

Section 11: Software Reset

When the software reset command is enabled, the internal counters of GCLK and data latch will be reset, and turned off all the output channels. However, the gray scale data stored in the SRAM, configuration register and current gain won't be reset.

Summary

MBI5153 uses the embedded S-PWM to control LED current and provides a storage solution of 16K-bit SRAM. Users don't need to send new data every time. This article provides the design guideline for uses.